
Network Solution for Exascale Architectures



D2.9 BXI to Ethernet bridging demonstrator

Document Properties

Contract Number	955776
Contractual Deadline	M36 (31.03.2024)
Dissemination Level	Public
Nature	Other
Edited by	Damien Berton, ATOS
Authors	Damien Berton, ATOS
Reviewers	Jesús Escudero-Sahuquillo (UCLM) Vangelis Mageiropoulos (FORTH)
Date	28th March 2024
Keywords	High Performance Ethernet, 400 Gbit/s, FPGA
Status	Final
Release	1.0



This project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 955776. The JU receives support from the European Union's Horizon 2020 research and innovation programme and France, Greece, Germany, Spain, Italy, Switzerland.





History of Changes

Release	Date	Author, Organization	Description of Changes
0.1	13/03/2024	Damien Berton, Atos	Initial release
0.7	28/03/2024	Damien Berton, Atos	Review feedback added
1.0	28/03/2024	Damien Berton, Atos	Final Release





Table of Contents

Ex	ECUT	IVE S	UMMARY	. 5
1	ΙΝΤ	RODU	CTION	. 6
2	BX	I то Е	THERNET GATEWAY TESTBED DESCRIPTION	. 7
:	2.1	TES	TBED GLOBAL DESCRIPTION	. 7
	2.1 2.1		Ethernet gateway testbed initial version Demonstrator with added test features	
	2.2	TES	TBED MODULE DESCRIPTION	. 9
	2.2 2.2 2.2 2.2 2.2 2.2 2.2	.2 .3 .4 .5 .6	 "HPC node server" description 400G Ethernet Traffic Spy (ETS) description BXI switch description "Storage server" description 200G Ethernet Traffic Spy description " Test node server" description 	9 11 12 12 12
3	BX		THERNET GATEWAY TESTBED VALIDATION REPORT	
	3.1	Sto	RAGE SERVER COMMUNICATION TEST	13
	3.1 3.1 3.1	.2	Test description Test results Conclusion	13
	3.2	Етн	ERNET TEST FROM THE HPC NODE SERVER BEYOND THE SWITCH	14
	3.2 3.2 3.2	.2	Test description Test results Conclusion	15
	3.3	HPC	C NODE PCIE GEN5 TEST WITH FPGA BOARD	17
;	3.4	BXI	-OVER-IP DRIVER TEST	18
;	3.5	Етн	ERNET GATEWAY TESTBED VALIDATION CONCLUSION	19
4	ВΧ	I то Е	ETHERNET GATEWAY PERFORMANCE COMPARISON BETWEEN BXIV2 AND BXIV3	20
	4.1	BXI	V2 GATEWAY LATENCY	20
	4.2	BXI	V3 ETHERNET GATEWAY LATENCY	21
	4.3	BXI	TO ETHERNET GATEWAY DELAY CONCLUSION	21
5	BX	І то Е	THERNET GATEWAY INTEGRATION TEST	23
4	5.1	BXI	v3 over IP RTL test results	23
	5.1 5.1		PCIe CSR access test BXI driver initialization with NICIA	
	5.2		-TO-END ETHERNET GATEWAY DEMONSTRATOR TEST	
1	5.3	BXI	TO ETHERNET GATEWAY INTEGRATION TEST CONCLUSION	25
6	Co	NCLU	SION	26
7	Aci	RONY	MS AND ABBREVIATIONS	27
8	Вів	LIOG	RAPHY	28





List of Figures

Figure 1 : Ethernet gateway testbed initial version overview.	7
Figure 2 : Ethernet gateway testbed with added test modules	8
Figure 3 : HPC node server (on the left) with FPGA NIC board (on the right)	9
Figure 4 : Ethernet Traffic Spy FPGA board	10
Figure 5 : Ethernet Traffic Spy architecture	10
Figure 6 : Broadcom Tomahawk5 SVK prototyping switch	11
Figure 7 : Storage Server with 200G Ethernet NIC connection (on the right)	12
Figure 8 : Storage server communication test overview	
Figure 9 : Storage server Ping test result	
Figure 10 : Storage Ping test result Ethernet packet visualization with "Format_eth"	14
Figure 11 : HPC node beyond the switch test path representation	15
Figure 12 : Ethernet Packet generation and analysis statistics result	16
Figure 13 : 400G Ethernet Traffic Spy "Format_eth" result	
Figure 14 : Pcie gen5 eye diagram result for the FPGA board	
Figure 15 : PCIe gen5 test software result on the host processor	
Figure 16 : Ping test between the BXI driver connected to Ethernet Nic and the distant "storage s	erver"
Figure 17 : Representation of demonstrator test coverage per sub-chapter	19
Figure 18 : BXI Ethernet gateway architecture comparison	
Figure 19 : Pcie CSR access test result on the HPC node	
Figure 20 : BXI driver first test with NICIA	
Figure 21 : Mounted NFS filesystem on the "HPC node"	24
Figure 22 : BXI Communication interface on the HPC node	24
Figure 23 : NFS test command on the HPC node	25
Figure 24 : NFS test network traffic visualization	25

List of Tables

Table 1 : Ping test result with BXI Ethernet gateway	21
Table 2: Acronyms and Abbreviations	27





Executive Summary

This document D2.9 "BXI to Ethernet bridging demonstrator" is produced by Task T2.6 "BXI to Ethernet Gateway prototyping and testing", which is part of Work package 2 (WP2) "High-performance Ethernet" of the RED-SEA project.

This document contains the BXI to Ethernet bridging demonstrator description, the demonstrator validation report, and finally reports main test results obtained with the demonstrator.





1 Introduction

The purpose of the T2.6 task "BXI to Ethernet Gateway prototyping and testing" is to demonstrate the new generation (BXIv3) BXI to Ethernet gateway functionality solution using FPGA prototyping platforms and off-the-shelf Ethernet devices.

The testbed (also called demonstrator) integrates as much as possible the elements developed in the work package to enable functional validation and testing.

The demonstrator includes:

- One FPGA prototype of the BXIv3 NIC providing the Ethernet gateway functionality.
- One FPGA prototype implementing a test tool for Ethernet traffic observation.
- One "off the shelf" Ethernet switch.
- One Ethernet card inserted in a storage server.
- The software stack including the Ethernet driver for "IPoverBXI" communications.

Note: The low-latency Ethernet MAC and PCS soft IPs developed in the work package (task 2.5) could not be integrated into the demonstrator. Even if the MAC PCS IP ASIC version is not limited in frequency, the FPGA version developed for verification purposes is limited to 100 Gbps data rate, which is not compatible with BXIv3 NIC RTL code, which uses 400 Gbps Ethernet data rate. The demonstrator uses the Intel Agilex HIP called Ftile to implement MAC&PCS layer.

In the next pages, this document includes the following main chapters:

Chapter 2: Ethernet Gateway Demonstrator Description Chapter 3: Ethernet Gateway Demonstrator Validation Report Chapter 4 Ethernet gateway performance comparison Chapter 5: BXIv3 integration test results.





2 BXI to Ethernet gateway testbed description

2.1 Testbed global description

2.1.1 Ethernet gateway testbed initial version

The four modules that constitute the Ethernet gateway testbed are presented in Figure 1:




Figure 1 : Ethernet gateway testbed initial version overview.

The purpose of this testbed is to demonstrate communication between an HPC compute note, a member of a BXI fabric, with an off-the-shelf storage server with Ethernet connectivity. The objective is to demonstrate next-generation BXI capability to efficiently communicate with off-the-shelf data center infrastructure.

The role of each module is as follows:


- The HPC node is a high-performance computing server, in charge of communicating its input and output data through an integrated communication device called a Network Interface Card (NIC), which contains a high-performance BXI interface that uses Ethernet standards at the physical level.
- The Ethernet Traffic Spy (ETS) is an observation tool developed in the project, which allows visualizing Ethernet traffic between the HPC node and the BXI switch.
- The L2-L3 switch is in charge of packet routing in the BXI fabric domain(L2 routing configuration), and also outside(L3 routing configuration), to deliver computing results in the data center (or eventually to another HPC fabric in the case of a Modular Supercomputing Architecture (MSA).
- The storage server is in charge of exchanging computing data with the HPC node using a standard Ethernet NIC.





2.1.2 Demonstrator with added test features

Project progress led to the need to add a Test node server with an Ethernet NIC to the test bed initial version, with objective to start validation before availability of the included deliverable of the project: IP over Next-Gen BXI driver (deliverable RED-SEA D2.6) and Ethernet Gateway NIC RTL (deliverable RED-SEA D2.7).



The testbed with the additional test feature is represented in Figure 2.

Figure 2 : Ethernet gateway testbed with added test modules

The added test node server provides ability to test:

- Linux-level communication (ping command) for the storage server; refer to Section 3.1.
- "IP over BXI driver" deliverable communication with the storage server independently of the NIC; refer to <u>Section</u> 3.4.

The added 200G Ethernet traffic spy tool provides ability to observe packet content between the test node server and the storage server.





2.2 Testbed module description

2.2.1 "HPC node server" description

The HPC node server is the module intended to host BXIv3 software driver and the NIC RTL code for the Ethernet gateway. It is mainly made of a processor board and a FPGA board, as shown in Figure 3.



Figure 3 : HPC node server (on the left) with FPGA NIC board (on the right)

The processor board is based on the Central processing Unit (CPU) Intel® Xeon® Platinum 8480+ from 4th Generation Intel® Xeon® Scalable Processors family [2]. It contains 56 cores and has a Thermal Design Power of 350 Watts. This processor supports the latest Pcie express gen5 standard with 32 Gbps lane data-rate that is necessary to manage the full 400 Gbps Ethernet bandwidth targeted by the BXI NIC. The processor is hosted by a Sequana3 (name for Atos latest generation HPC hardware platform) prototype board called C4E.

The BXIv3 NIC RTL (called NICIA) design for Ethernet gateway is hosted by a Reflex CES FPGA board named "XpressSX AGI-FH400G" [3] based on Intel FPGA component AGI027. This board was the first board commercially available that can manage all following FPGA features needed for NICIA: 400G Ethernet HIP, Pcie_gen5_x16 interface, activated integrated ARM A53 processor called HPS, two banks of DDR4 memories, and 2.7 million of FPGA logic elements.

Concerning software aspect, the HPC node is based on Red Hat Enterprise Linux Operating system version 9. BXI over IP driver developed in RED-SEA task 2.3 is installed on the node to communicate with NICIA through the PCie gen5 x16 link.

2.2.2 400G Ethernet Traffic Spy (ETS) description

The 400G Ethernet Traffic Spy (ETS) test tool has been designed during the RED-SEA project with its main feature being Ethernet traffic observation at packet level. The tool is inserted between BXI NIC and BXI switch as described in <u>Section 2.1</u>.

Hardware card used for the ETS

This tool is hosted in an Intel FPGA board called "Agilex Transceiver Soc Development Kit" (Figure 4) in which we use mainly following elements:

- An Agilex FPGA component that contains a 2.7 million logic element matrix, and two Hardware Intellectual Property (HIP) Ethernet Blocks each capable of managing one 400G Ethernet port.
- two 400G Ethernet port using QSFPDD connectors.
- an external JTAG interface used for FPGA configuration and to monitor and parametrize the RTL design and Ethernet HIP blocks.







Figure 4 : Ethernet Traffic Spy FPGA board

Ethernet traffic Spy mode of operation

This FPGA design has 3 operating modes that are programmed using the JTAG interface:

- SPY_MODE is the operational mode: packets are transported from one Ethernet port to the other, and the JTAG interface allows accessing internal memories that store packet content for observation.
- MAC_LOOPBACK_MODE: each Ethernet port is loop-backed at the Mac interface; this is a test mode allowing checking Ethernet link connection with a remote Ethernet device.
- PACKET_GEN-ANA_MODE: in this test mode, a programmable packet generator activates the transmitter side, and the receiver side is used to count and analyze the received packets.

Ethernet traffic Spy architecture

The Ethernet Traffic Spy architecture is presented in the figure below:




Figure 5 : Ethernet Traffic Spy architecture

The RTL design is made of four sub-blocks, each one is fed by a HIP interface. The two Atos Ethernet Packet Client Receiver (one sub-block per HIP) are in charge of:

- buffering Ethernet received packets for delivery to Spy_mode interface and mac loopback mode interface.
- add timestamp information to each packet.
- provide an observation buffer to provide ability of packet observation through JTAG interface.





The two Atos Ethernet Packet Client transmitters (one sub-block per HIP) are in charge of:

- managing HIP interface back pressure mechanism,
- multiplexing the HIP Tx interface depending on the working mode programmed through JTAG: spy_mode, mac_loopback mode and packet generator/analysis mode.

The JTAG interface connects all blocks and allows accessing much information in each design block; most useful are:

- HIP initialization status: Tx_PII_locked, Tx_lane_stable, Rx_clock_recovered, Rx_ready
- MAC level packet statistics for HIP Tx & Rx blocks: number of transmitted/received packets, packet sizes, damaged packets, number of transmitted and received bytes
- Received packet content and associated timestamp.

"Format_Eth" packet visualization tool description

"Format_Eth" is a program developed for this project with Tcl language that runs on a computer connected to an Ethernet traffic Spy through the JTAG interface. Its purpose is to visualize the received packets that have been captured by the ETS. The tool provides the following features:

- Display the packets in the order it has been received thanks to timestamp with microsecond granularity independently of the incoming port.
- Rename the IP address and the MAC address with the machine name (from a static table) for clarity.
- Rename some MAC header and IP header fields with their name to facilitate packet type recognition.
- Display packet content in hexadecimal format.

This tool supports both 200G and 400G Ethernet versions of the ETS.

Packet generation and analysis mode usage with NIC FPGA board

The ETS has also been adapted to be used with a NIC FPGA board (which means a board with only one Ethernet port and a PCIe port) and specifically with the Reflex-Ces board described in 2.2.1. This allows using the ETS with packet generation & analysis mode instead of the BXIv3 NIC design.

This ETS capability has been used for demonstrator validation before the BXIv3 NIC RTL design is finalized for hardware test.

2.2.3 BXI switch description

The demonstrator uses the Broadcom Tomahawk5 SVK [4] represented in Figure 6 for the BXI switch prototyping.

This switch provides 64 programmable Ethernet ports from 10 Gbps up to 800 Gbps. The Ethernet gateway demonstrator uses one 400G port for the NICIA interface and two 200G Ethernet ports to connect other servers. This is represented Figure 2.



Figure 6 : Broadcom Tomahawk5 SVK prototyping switch





This switch has two main modes for delivering packets from one port to the other:

- Level 2 switching: packets are transferred based on their destination MAC address. This mode is used for the demonstrator validation with an "all to all" approach, in which all connected servers are placed in a Local Area Network (LAN) and can communicate together.
- Level 3 switching: packets are transferred based on their destination IP address. In this mode the switch is used to connect two (or more than 2) LANs. This mode is used for the BXI to Ethernet gateway function.

2.2.4 "Storage server" description

The "storage server" (represented Figure 7) is an Off-the-shelf Linux server equipped with a 200G Ethernet NIC board from Nvidia. The installed software is based on Red Hat Enterprise Linux version 8.




Figure 7 : Storage Server with 200G Ethernet NIC connection (on the right)

2.2.5 200G Ethernet Traffic Spy description

The 200G Ethernet Traffic Spy test tool has been designed as an initial version of the 400G Ethernet Traffic Spy described in Section 2.2.2. It has been added in the demonstrator to provide additional debug and observation capabilities to the demonstrator. The RTL source code is common with the 400G version. Data-rate-dependent source code is controlled with a system Verilog parameter.

2.2.6 "Test node server" description

The "test node server" has been added to the demonstrator to provide the capability of testing the BXI driver independently of the BXI NIC.

Hardware is the same as the "storage server" and operating system is also the same. On top of that, a Linux virtual machine is created with QEMU (Quick Emulator) and KVM (Kernel Virtual Machine) software. This virtual machine included an emulated BXI NIC whose interface is configured to be directly connected to the standard Ethernet interface of the host system. This allows running the BXI driver software on the emulated BXI NIC and performing Ethernet communications with the "storage server".





3 BXI to Ethernet gateway testbed validation report

This chapter presents the test results showing the proper functioning of the Ethernet gateway testbed.

3.1 Storage server communication test

3.1.1 Test description

This test checks that "storage server" communicates with the "test server" through the switch prototype and the 200G version of ETS as represented Figure 8.




Figure 8 : Storage server communication test overview

The test is performed at OSI layer 3 with the Linux "ping" command.

The ETS is used in 200G spy mode with the "Format_eth" tool to provide a packet-level visualization of the communication between the two servers.

The switch is configured with an "all-to-all" level 2 routing configuration scheme.

3.1.2 Test results

The ping command is successful between the two servers without packet loss and the average delay is approximately 180 µs, which is a standard result with Ethernet 200G NIC.

ession Servers	3	X server Tools	Games Settin	gs Macros	s Help					
ession Servers Qu 👔 I [dberto	s Tools	× 🗧	A (A)							
ession Servers Qu 👔 I [dberto	s Tools		X		Ŷ	* *	4	**	X	U
[dberto	0 10013	Games Ses	isions View	Split I	MultiExec	Tunneling	Packages	Settings	X server	Exit
[dberto	🔨 2. x430-0			🔦 3. x430-1	1		×	¢		
[dberto i enso glen 10 ine [dberto [dberto PING 19 64 byte 70 70 70 70 70	wn@x430-1 wn@x430-1 000 wt 192.16 wt 22.168.10 ws from 1 ws	L ~]\$ ip a CAST,MULTIG 8.10.23/24 L ~]\$ ping : 92.168.10 92.168	AST, UP, LOWE brd 192.168 192.168.10.2 38.10.22) 56 22: icmp_seq 22: icmp_seq 22: icmp_seq 22: icmp_seq 22: icmp_seq 22: icmp_seq 22: icmp_seq 22: icmp_seq 22: icmp_seq	- 2: 2: 4: 4: 4: 4: 4: 4: 4: 4: 4: 4	scope tes of 64 time 64 time 64 time 64 time 64 time 64 time 64 time =64 tin =64 tin	global data. ==0.153 ==0.167 ==0.179 ==0.193 ==0.201 ==0.193 ==0.199 me=0.199 me=0.199 me=0.199	noprefi ms ms ms ms ms ms ms ms ms 5 ms 5 ms 5	ixroute		ilt

Figure 9 : Storage server Ping test result





lles 2) Agliex	I-Series SOC D	ev Kit (1-13) 😑	Loc	ic_FFGA %fort_ <u>B</u> 2B %fort_ <u>O</u> B% <u>Run</u> <u>2</u>					
of File to load	l:			Mit File to format :					
cl File to run :				Formated OutFile :					
Decoding Op	tons :	○ 100G ○	200G	C 400G [Chillyector ♥ Prome CLLDP Frome					
Actions on Me	mory :	⊟ Merge- <u>A</u> l	lor 🔽	Merge / TDump / TCleor mem_incex: OD C1 O2 @3 O4 C5 O6 C7	08 (09 0 10 0 11 0			
Processing									
> Version F	PGA 0xdb000229								
Time-Stamp	MAC Dest Add	MAC Source Add	l Tyne	LLC/SNAP (if 802.3) + Payload	Size				
0169.278.827	X430-0	X430-1		4500005443fc40004001612fc0a80a17c0a80a16080082bf001f000108f6e56500000000bff108000000					
				0000101112131415161718191a1b1c1d1e1f202122232425262728292a2b2c2d2e2f3031323334353637					
				V IHL Serv Length Ident Flags Pos Fr TTL Proto ChkSum IP Source IP Destin 					
				4 5 00 0054 43fc 010 0000 40 ICMP 0K 192.168.010.023 192.168.0 	10.022				
		1		ICMP : Type = 008 Code = 000 Chksum(ICMP) = 0K					
0169.278.968	BROADCAST	X430-0	ARP	00010800060400010c42a102dea2c0a80a16000000000000000000000000000000000	(mem-3)				
			!	Tp PrType HLen PLen Op. MAC Source Add IP Source Add MAC Dest Add IP Dest Add					
				Eth IPv4 06 04 REQ X430-0 192.168.010.022 00000000000 192.168.0	10.023				
0169, 279, 018	X430-0	X430-1	ARP		0046	(mem-9)			
0103.273.010	X430-0	X430-1	HDT I		0046	(mem-a)			
			i i	H\Tp PrType HLen PLen Op. MAC Source Add IP Source Add MAC Dest Add IP Dest	Add				
			ĺ	Eth IPv4 06 04 RSP X430-1 192.168.010.023 X430-0 192.168.0	10.022				
0169.279.115	X430-1	X430-0	IPv4	 450000547cb2000040016879c0a80a16c0a80a1700008abf001f000108f6e56500000000bff109000000 0000101112131415161718191a1b1c1d1e1f202122232425262728292a2b2c2d2e2f3031323334353637	0084	(mem-3)			
				 V IHL Serv Length Ident Flags Pos Fr TTL Proto ChkSum IP Source IP Destin	ation				
				4 5 00 0054 7cb2 000 0000 40 ICMP OK 192.168.010.022 192.168.0	10.023				
				ICMP : Type = 000 Code = 000 Chksum(ICMP) = OK	!				
0170.394.792	X430-0	X430-1	IPV4	 450000544564400040015fc7c0a80a17c0a80a1608001758001f000209f6e5650000000029580900000 0000101112131415161718191a1b1c1d1e1f202122232425262728292a2b2c2d2e2f3031323334353637	0084	(mem-9)			
				V IHL Serv Length Ident F]ags Pos Fr TTL Proto ChkSum IP Source IP Destin	ation				
				4 5 00 0054 4564 010 0000 40 ICMP 0K 192.168.010.023 192.168.0	10.022				
					1				

Figure 10 : Storage Ping test result Ethernet packet visualization with "Format_eth"

Packet observation shows the ARP and ICMP packets used by the ping command as expected.

The test node is named x430-0 and its IP address is 192.168.10.22. The storage node is named x431-0 and its IP address is 192.168.10.23.

In the trace shown in Figure 10, we can see:

- a first trace from a previous execution (should be ignored).
- the ARP request from the test node that is broadcasted to everyone on the network.
- the ARP response from the storage node to the test node.
- the ICMP request from the test node to the storage node.
- the ICMP response from the storage node to the test node.

3.1.3 Conclusion

This test demonstrates:

- Successful configuration of the "storage server" and "test server" with their 200G NIC communication card.
- Successful configuration of the switch prototype for the two 200G ports.
- Successful behaviour of the ETS as an Ethernet spy and capability to observe Ethernet packet content.

3.2 Ethernet test from the HPC node server beyond the switch

3.2.1 Test description

Initial objective of this test was to test all Ethernet hardware links included in the demonstrator. Unfortunately, the Nvidia 200G NIC has an external loopback mode restricted to 100 Gbps data rate, that is not compliant with our 200 Gbps minimum objective. That is why we use the 200G version of the ETS tool for loopback.





In this test, the FPGA content dedicated to BXIv3 NIC is replaced also with the ETS FPGA design in packet generation & analysis mode, which is used as stimulus and result control for the test.

The 400G ETS is tested in nominal 400G spy mode and feeds the switch used as a 400G to 200G gateway. At last, the 200G version of ETS is used in loopback mode to send back packets to the same path.

The switch is configured with layer 2 routing to obtain packet transmission without any packet header modification.




Figure 11 : HPC node beyond the switch test path representation

3.2.2 Test results

It is observed (Figure 12) that transmitted packets (left column statistics) are all received (right column) without error or modification.





5	ystem Console@x430-0		×
File	Tools <u>View H</u> elp		
1		<u>}</u>	
M	lessages ⊨ – – – – – – – – – – – – – – – – – –		
-	Tol Censele 😚		_
Q)	start packet gen: 0x00000020		4
_	ROM loops end ad/start ad : 0	**************************************	1
	Tx count SOP EOP ERB : 6 6 0	W0000001 0X000000	
	Rx count SOP EOP ERR : 6 6 0		
	Rx buff use/Rx buff max : 0x0	POOPPOOC	
Ð	0x0 0x005000 0		
-			
	STATI	ISTICS FOR BASE 0x5000 (0)	
	Fragmented Frames	: 0 : 0	
	Jabbered Frames	: 0 : 0	
	Any Size with FCS Err Frame	: 0 : 0	
	Right Size with FCS Err Fra	: 0 : 0	
		: 0 : 0	
	Broadcast data Err Frames	: 0 : 0	
	Unicast data Err Frames	: 0 : 0	
	Multicast control Err Frame Broadcast control Err Frame		
	University and and Taxa Common		
	Pause control Err Frames	: 0 : 0	
	Fause control Err Frames	: 0 : 0	
	64 Byte Frames 65 - 127 Byte Frames	: 0 : 0	
	128 - 255 Byte Frames	: 0 : 0	
	256 - 511 Byte Frames	: 0 : 0	
	512 - 1023 Byte Frames	: 0 : 0	
	1024 - 1518 Byte Frames	: 0 : 0	
	1519 - MAX Byte Frames	: 0 : 0	
	> MAX Byte Frames	0:0	
	0 Frame Starts	5 5	
	Multicast data OK Frame	: 5 : 5 : 5 : 5	
	Broadcast data OK Frame	: 0 : 0	
	Unicast data OK Frames	: 0 : 0	
	Multicast Control Frames	: 0 : 0	
	Broadcast Control Frames	: 0 : 0	
	Unicast Control Frames	: 0 : 0	
	Pause Control Frames	: 0 : 0	
	Data and padding octets	: 300 : 300	
	Frame octets	: 408 : 408	
	0		Ξ
	% close port		_
			_

Figure 12 : Ethernet Packet generation and analysis statistics result

Packet content displayed with Format_eth tool (Figure 13) at the 400G ETS confirms that transmitted packets (the six first one stored in mem0) are observed identical to those received after loopback (the last six packets stored in mem3).

tem Console@x430-0	A FORMATETH	ERMET FRAMES	(Version of 7hon	ne/bulo	t/bin/format_eth.tcl_test_in_progress' is 2024/03/05-15:58)		
ook Rek Peb	Fles 4) Aglex	I-Series SOC D	ev Kit on 10.0.0.	23 (1-13) 🛶 Lood_FFGA Stort_ <u>B</u> 2B Stort_ <u>O</u> BS <u>Run</u> <u>?</u>		
Rages p. 5 Welcome p. 5	Sof File to load	:			Mit File to format :		
	Tol File to run :				Formated OutFile :		
tart packet gen: UxUUUUXU2U	Decoding Op	lease .	C 1000 C	200/2	400G C'ril Vector IF Frome LLDF Frome		
NDM loops end ad/start ad : 0x00000001 0x00080000	× 1						
x count SDP EDP ERR : 6 6 0	Actions on Memory: Merge / EDump / Clear mem_Index: CD C1 C2 C3 C4 C5 CAI						
tx count SDP ECP ERR : 6 6 0							
Nr_buff_uxe/Rx_buff_max : 0x000d000d	[Waiting for	Lock (/tmp/Loc	keth)]:Locke	d			
xu uxuusuuu u	Processing						
		PGA 0xdb000250					
STATISTICS FOR BASE 0x5000 (0)	version v	FGH 024000230					
	Tine-Stamp	MAC Dest Add	MAC Source Add	Туре	LLC/SNAP (1f 802.3) + Payload	Size	(add)
ragmented Frames : 0 : 0	0000, 993, 799	MachineD	Machines	0032	0000303132333435363738393a3b3c3d3e3f404142434445464748494a4b4c4d4e4f5051525354555657	0050	(nen-
labbered Franes : 0 : 0					5859545b5c5d5e5f		
my Size with FCS Err Frame : 0 : 0	10000, 993, 799	MachineD	Machines	0022	000118191a1b1c1d1e1f202122232425262728292a2b2c2d2e2f303132333435363738393a3b3c3d3e3f	0050	(nen-
light Size with FCS Err Fra : 0 : 0	1	Mennee	I	1 0000	4041424344454647	1 00.00	i (incin
ulticast data Err Frames : 0 : 0	10000, 993, 799	MachineD	MachineS	00000	000258595a5b5c5d5e5f60e162636465666768696a6b6c6d6e6f707172737475767778797a7b7c7d7e7f	00000	 (nen-
Broadcast data Err Frames : 0 : 0 Unicast data Err Frames : 0 : 0	10000, 393, 799	Machineb	i Machines	0032	0002505354505.5456516061626364656667666364606164666170717273747576777673747070747070	0050	Cuen
Alticast control Err Frame : 0:0	l					1	i .
Broadcast control Err Frame : 0 : 0	10000. 993. 799	MachineD	Machines	0032	000328292a2b2c2d2e2f303132333435363738393a3b3c3d3e3f404142434446464748494a4b4c4d4e4f 5051525354555657	0050	(nen-
nicast control Err Frames : 0 : 0	ji i		i	i i		i i	i 👘
ause control Err Frames : 0 : 0	0000.993.799	MachineD	Machines	0032	000478797a7b7c7d7e7f808182838495868788898a8b8c8d8e8f909192939495969798999a9b9c9d9e9f a0a1a2a3a4a5a6a7	0050	(nen-
i4 Byte Frames : 0 : 0	li i		i	1		i i	i .
55 - 127 Byte Frames : 6 : 6	10000. 993. 799	MachineD	MachineS	0032	000578797a7b7c7d7e7f80818283848586878889848b8c8d8e8f90919293949596979899949b9c9d9e9f 0041424344454647	0050	(nen-
.28 - 255 Byte Frames : 0 : 0 256 - 511 Byte Frames : 0 : 0			1				
256 - 511 Byte Frames : 0 : 0 312 - 1023 Byte Frames : 0 : 0	0000, 993, 799	MachineD	MachineS	0032	0000303132333435363738393a3b3c3d3e3f404142434445464748494a4b4c4d4e4f5051525354555657	0050	(nen-
.024 - 1518 Byte Frames : 0 : 0			1		58595a6b6c6d5e5f	1	
519 - MAX Byte Frames : 0 : D	0000. 993. 799	MachineD	Machines	0032	000118191a1b1c1d1e1f202122232425262728282a2b2c2d2e2f303132333435363738393a3b3c3d3e3f	0050	(nen-
MAX Byte Franes : 0 : 0			-		4041424344454647		
Frane Starts : 6 : 6	0000. 993, 799	MachineD	Machines	0032	00025859545b5c5d5e5f60616263646566676869646b6c6d6e6f70717273747576777879747b7c7d7e7f	0050	(nen-
Multicast data OK Frane : 6 : 6	11 1		!		8081828384858687	1	
Froadcast data OK Frame : 0 : 0	0000.993.799	MachineD	MachineS	0032	000328292a2b2c2d2e2f303132333435363738393a3b3c3d3e3f404142434445464748494a4b4c4d4e4f	0050	(nen-
Inicast data OK Frames : O : O Nulticast Control Frames : O : O	1		1	1	5051525354555657	1	1
Roadcast Control Frames : 0 : 0	10000, 993, 799	MachineD	Machines	0032	000478797a7b7c7d7e7f808182838485868788898a8b8c8d8e8f909192939495969798998a9b9c9d9e9f	0050	(nen-
Inicast Control Frames : 0 : 0	1		1	1	aOa1a2a3a4a5a6a7	1	1
ause Control Frames : 0 : 0	10000, 993, 799	MachineD	 Machines	0022	00057979747b7c7d7e7f80e18283848586878889848b6c8d8e8f90919293949596979899949b9c9d9e9f	0050	 (nen-
Data and padding octets : 300 : 300	100000.0000.700	and they	- medities	0002	a0a1a2a3a4a5a6a7	1 0050	i ann
rame octets : 408 : 408	11 1		1	L		1	L
	l'						
close port	Merge of 0+3 t	c completed					

Figure 13 : 400G Ethernet Traffic Spy "Format_eth" result





3.2.3 Conclusion

We deduce from this test:

- The 400G ETS can be inserted in a 400G Ethernet link without creating perturbation and provides the ability to observe all packets in both directions.
- The switch provides 400G Ethernet to 200G Ethernet transformation without altering packets.
- Consequently, 400 Gbps Ethernet communication from the HPC node NIC card beyond the switch is validated.
- The 200G ETS "mac_loopback" mode is functional.

3.3 HPC node PCIe gen5 test with FPGA board

One important requirement for the FPGA board for the 400G NIC RTL code is its PCIe bandwidth with the host processor. The objective of 400 Gbps Ethernet bandwidth for the NIC requires the same bandwidth on the PCIe interface. This can be achieved only with the new "gen5" generation of PCIe standard used with 16 lanes: Each pcie_gen5 lane has 32 Gbps bandwidth that generates a total bandwidth of 512 Gbps superior to the 400 Gbps we needed to use Ethernet at its maximum bandwidth.

This test is performed on the "HPC node server" (represented in Figure 1) with its connected Reflex CES FPGA board. An FPGA design code specific to the PCIe gen5 test is generated with the Intel Quartus tool. This FPGA design provides a "PCIe toolkit" software that provides eye diagram analysis to check each lane signal integrity at the physical level. The eye diagram is not visualized but the main eye characteristics are displayed: horizontal length (in picoseconds) and vertical height (in millivolts). The analysis shows that the obtained values are above the mask-specified minimum values.

Channel	 Time Margin (ps)	Voltage Margin UP (mV)	Voltage Margin DOWN (mV)
Lane 0	 5.85 [Mask Value: 1.98ps BER-9 2.65ps BER-12 - Above MASK]	69 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	62 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 1	 5.85 [Mask Value: 1.98ps BER-9 2.65ps BER-12 - Above MASK]	63 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	64 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 2	 5.7 [Mask Value: 1.98ps BER-9 2.65ps BER-12 - Above MASK]	63 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	60 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 3		63 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	60 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 4		61 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	60 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 5	 6.075 [Mask Value: 1.98ps BER-9 2.65ps BER-12 - Above MASK]	63 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	62 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 6		55 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	61 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 7		60 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	54 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 8		67 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	67 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 9		65 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	56 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 10		66 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	59 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 11		68 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	62 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 12		67 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	61 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 13		59 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	59 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 14		63 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	64 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]
Lane 15	 6.0 [Mask Value: 1.98ps BER-9 2.65ps BER-12 - Above MASK]	61 [Mask Value: 35.86mV BER-9 41.80mV BER-12 - Above MASK]	60 [Mask Value: 33.91mV BER-9 39.35mV BER-12 - Above MASK]

Figure 14 : Pcie gen5 eye diagram result for the FPGA board

We also use Intel PCIe gen5 test software that runs on the host processor to check at upper level that the host can write and read in the FPGA memory without errors.





PCIe gen5 x16 test menu
0: Link test - 100 writes and reads
1: Write memory space
2: Read memory space
3: Write configuration space
4: Read configuration space
5: Change BAR for PIO
6: Change device
7: Enable SRIOV
8: Do a link test for every enabled virtual function
belonging to the current device
9: Perform DMA for Throughput
10: Quit program

> 0
Doing 100 writes and 100 reads
Number of write errors: 0 / 100
Number of read errors: 0 / 100
Number of dword mismatches: 0

Figure 15 : PCIe gen5 test software result on the host processor

3.4 BXI-over-IP driver test

The main objective of this test is to check that the BXI-over-IP V3 software driver connects successfully with its two external software interfaces: the Linux operating system and the NIC card.

For this test, The BXI-over-IP V3 software is hosted in the "test node server" described in Section 2.1.2 & 2.2.6 and we check communication with the "storage server". The QEMU software is used to place the driver in a virtual machine, which allows connecting the driver to the Ethernet network card of the server. An IP interface is created on the Test node server for the BXI driver with IP address 192.168.10.222.

The test consists of checking whether "ping" Linux command is successful with the distant "storage server" whose network interface is configured with IP address 192.168.10.23.

For this test, the test node and the storage server have self-assigned lps in same subnet, and the switch is configured with a n "all-to all" level 2 switching configuration.





Figure 16 : Ping test between the BXI driver connected to Ethernet Nic and the distant "storage server"

We observe in Figure 16 that the test is successful. Due to the emulated connection with the Ethernet NIC, the ping latency measurement cannot be considered as a performance result.

3.5 Ethernet gateway testbed validation conclusion

The distribution of test coverage between the different sub-chapters is represented Figure 17.




Figure 17 : Representation of demonstrator test coverage per sub-chapter

Tests presented in Chapter 3 check all the interfaces between the different modules of the demonstrator except the BXIv3 NIC RTL code for which only the UVM verification approach can be used for module validation. We deduce from these results that all unitary module behavior is correct. Consequently, the next chapter is dedicated to testing interactions between modules rather than individual module behavior.





4 BXI to Ethernet Gateway performance comparison between BXIv2 and BXIv3

In this chapter, we compare the Ethernet gateway latency between BXIv2 and BXIv3. Figure 18 shows the different setups used to perform the comparison:

- (A) shows the "DiBona" (Dibona is an Arm based HPC cluster prototype with BXIv2 interconnect from Mont-Blanc2020 project) BXIv2 elements that we used to perform the ping test, to determine the BXIv2 Ethernet gateway delay.
- (B) shows BXIv3 equivalent architecture. This configuration is not available for test but is represented for test model understanding.
- (C) shows the BXIv3 demonstrator we can use for the test. Note that the BXIv3 driver is used with The QEMU emulator to interface an off-the-shelf NIC Ethernet card.




Figure 18 : BXI Ethernet gateway architecture comparison

4.1 BXIv2 gateway latency

<u>Table 1</u> displays "ping" test results for the BXI Ethernet gateway. BXIv2 Ethernet gateway specific hardware allows ping test from server A (and respectively server B) to the Gateway with configuration (A).





	BXIv2	BXIv2	BXIv2	BXIv3
	Server A to Gateway	Server A to Server B	Server B to Gateway	Server A to Server B
Iteration	ping delay (ms)	ping delay (ms)	ping delay (ms)	ping delay (ms)
1	0.097	0.325	0.096	0.199
2	0.065	0.413	0.074	0.194
3	0.073	0.208	0.076	0.204
4	0.106	0.296	0.07	0.181
5	0.069	0.267	0.136	0.192
6	0.071	0.241	0.093	0.207
7	0.079	0.198	0.124	0.179
8	0.044	0.222	0.086	0.188
9	0.124	0.133	0.139	0.181
10	0.07	0.313	0.072	0.186
11	0.117	0.293	0.117	0.186
12	0.128	0.296	0.081	0.169
13	0.068	0.371	0.069	0.173
14	0.145	0.346	0.102	0.196
15	0.168	0.374	0.188	0.158
16	0.095	0.282	0.153	0.182
17	0.099	0.177	0.166	0.186
18	0.133	0.389	0.122	0.203
19	0.07	0.421	0.064	0.188
20	0.139	0.203	0.128	0.193
21	0.072	0.32	0.121	0.172
22	0.137	0.386	0.15	0.195
23	0.116	0.355	0.105	0.212
24	0.07	0.209	0.072	0.189
25	0.07	0.363	0.073	0.179
Average value	0.097	0.296	0.107	0.188
min value	0.044	0.133	0.064	0.158
max value	0.168	0.421	0.188	0.212

 Table 1 : Ping test result with BXI Ethernet gateway

Combining these results with the end-to-end Server A to Server B ping delay measurement provides a way to calculate the Gateway added delay based on ping average values: Gateway_delay = ServerA-ServerB_delay - ServerA-Gateway_delay - ServerB-gateway_delay Gateway_delay = 0.296 - 0.097 - 0.107 = 0.092 ms.

From the BXIv2 switch specification, we know that the switch delay is in the range of 200 ns. It is consequently negligible compared to Server and gateway delays.

We deduce that the Gateway delay is approximately 100 μ s.

4.2 BXIv3 Ethernet gateway latency

Concerning BXIv3, the (B) setup of Figure 18is not available because we have only one 400G Ethernet switch in the demonstrator. However, the BXIv3 prototype switch specification specifies a delay inferior to one microsecond, independently of L2 or L3 routing configuration, and out of congestion scenario. Consequently, the switch delay is negligible, and we can use scenario (C) to measure gateway delay.

BXIv3 uses an Ethernet switch (instead of a gateway server) which cannot answer ping requests. Consequently, we can only measure the end-to-end ping delay for BXIv3, which is measured to 188 μ s in <u>Table 1</u> and that we approximate to 200 μ s.

4.3 BXI to Ethernet gateway delay conclusion

The above measurements conduct to following estimates:

- BXIv2 Ethernet gateway adds a measured 100 µs delay, which is eliminated with BXIv3 optimized architecture.
- "ping command" has a delay of approximately end-to-end delay of 200 μs independently of the use of a BXI (V2 or V3) or Ethernet driver.

We deduce that BXIv3 Ethernet gateway ping delay has a gain of one-third compared to BXIv2.





When we compare delay at the physical line only, BXIv3 delay estimate is inferior to 1us compared to the 100 μs BXIv2 delay.





5 **BXI to Ethernet Gateway integration test**

5.1 **BXIv3 over IP RTL test results**

This subchapter describes tests performed to check that the two NICIA external interfaces (PCIe and Ethernet) work successfully:

- The PCIe CSR test checks that the NIC configuration and status registers can be accessed successfully for write accesses and read accesses.
- The Ftile initialization test checks that the NIC can successfully start the Ethernet interface. "Ftile" is the name of Intel HIP block used for 400G Ethernet interface.

5.1.1 PCIe CSR access test

PCIe CSR access is the interface that the BXI software uses to drive the BXI NIC. Consequently, this test checks:

- that the Host processor of the HPC node accesses the FPGA prototyping board through PCIe,
- that the NICIA RTL design is loaded and started in the FPGA device,
- and that the NICIA RTL code successfully connects to the PCIe HIP block of the FPGA.

The successful result of this test is represented in Figure 19. Test has been shortened for figure visibility.




Figure 19 : Pcie CSR access test result on the HPC node

5.1.2 BXI driver initialization with NICIA

This test consists of loading the BXI driver module in the HPC node operating system. During this operation, the BXI driver uses the PCIe interface to initialize NICIA concerning the Ethernet interface.

Figure 20 reports the test scenario: the ETS tool is first used to check that the Ethernet link is not ready at the start by checking the Ftile HIP status values: we see that the receiver information (cdr lock and





rx_pcs_ready) are not ok, then the BXI module is loaded in the Linux kernel. After this, we observe that the Ftile values have evolved to the expected values. This "Ftile_OK" status corresponds to the "link-up" information of a Linux system.



Figure 20 : BXI driver first test with NICIA

This test demonstrates the first successful communication between the BXIv3 driver and the BXIv3 NIC RTL.

The next step (currently in the debug phase) is to obtain a successful Linux "ping" command on the HPC node to join the storage server. This will demonstrate the first end-to-end BXIv3 communication involving the BXI driver and NIC RTL developed in the project.

5.2 End-to-end Ethernet gateway demonstrator test

This test demonstrates the usage of BXIv3 protocol for NFS service between a "HPC test node" and a "storage server" through a gateway, which creates communication between the BXI HPC interconnect network and a data center IP-over-Ethernet network. The overall test path is represented Figure 1 at the beginning of this document.

This test uses a virtualized NIC based on QEMU in the HPC node.

On the HPC test node (in the virtual machine with the emulated BXI NIC device), the "work_nfs" NFS filesystem has been mounted on the "/work_nfs" mount point. The NFS server is the storage server named x430-1 with a 192.168.10.23 IP address.

```
[redsea-user@vm-bxi3 ~]$ grep work_nfs /proc/mounts
192.168.10.23:/work_nfs /work_nfs nfs4 rw,relatime,vers=4.2,rsize=1048576,wsize=1048576,namlen=255,hard,proto=tcp,timeo=
600,retrans=2,sec=sys,clientaddr=192.168.10.222,local_lock=none,addr=192.168.10.23 0 0
```

Figure 21 : Mounted NFS filesystem on the "HPC node"

The NFS communications are using TCP/IP protocol and goes through the bxi0 interface. The "ip" linux command line tool can be used to display interface status and attributes.



Figure 22 : BXI Communication interface on the HPC node

The test consists of NFS filesystem accesses from the test node:





- write a 4 GiB file into the NFS filesystem at /work_nfs/redsea-user/file_dd
- read a 4 GiB file from the NFS filesystem at /work_nfs/readsea-user/file_dd



Figure 23 : NFS test command on the HPC node

In parallel with the test, the "Performance Co-pilot" monitoring tool (<u>https://pcp.io/</u>) is used to harvest system data, including network interface data. The recorded data is then graphically presented with the "Grafana" visualization tool (<u>https://grafana.com/</u>). The "RED-SEA WP2 Demo" dashboard displays four metrics:

- Network throughput (In): reception bandwidth.
- Network throughput (Out): transmission bandwidth.
- Network packets (In): reception packet rate.
- Network packets (Out): transmission packet rate.

We observe bandwidth and packet rate increase on the bxi0 interface during the file write (2 graphs on the right) and during the file read (2 graphs on the left). The transmission bandwidth reaches 40 MiB/s during file write. The reception bandwidth reaches 300 MiB/s during file reading. The performance is currently limited by the emulated BXI NIC device.

	or - URL Enter variable value			
~ Network Interfaces				
	Netwo	ork Throughput (In)		Network Throughput (Out)
286 MiB/s				286 MB/s
238 MiB/s				238 MB/s
191 MiB/s				191 MB/s
143 MiB/s				143 MB/s
95.4 MiB/s				95.4 MiB/s
47.7 MiB/s				47.7 MiB/s
0 B/s				
09:35:30 0	9:36:00 09:36:30 09:37:00 09:37 bxi0	:30 09:38:00 09:38:30 09:39:00	0 09:39:30 09:40:00	00/1 093530 095600 093630 093700 093720 093830 093830 093950 093930 094400 b exp1t0 = txi0
	bxi0	30 09:38:00 09:38:30 09:39:00 work Packets (In)	0 09:39:30 09:40:00	09:35:30 09:36:00 09:36:30 09:37:00 09:37:30 09:38:00 09:38:30 09:39:00 09:39:30 09:40:00
	bxi0		0 09:39:30 09:40:00	
— Io — enp1s0 —	bxi0		0 092930 0940200	
— Io — enp1s0 — 250K ops/s	bxi0		0 093930 0940300	
lo enp1s0 250K ops/s 200K ops/s	bxi0		00000	Terminal Orizinal Orizinali Orizinal Orizinal
lo enp1s0 250K opt/s 200K opt/s 150K opt/s	bxi0		00000	Tops2s30 0+26:00 0+26:30 0+27:30 0+27:30 0+28:30

Figure 24 : NFS test network traffic visualization

5.3 BXI to Ethernet gateway integration test conclusion

BXIv3 integration test performed in this chapter demonstrates the validity of the Ethernet Gateway Hardware Architecture Specification (RED-SEA deliverable 2.1) concerning the enhancement of the BXI to Ethernet bridging function.

Some future tests with this same demonstrator will include the BXIv3 NIC RTL code in the NFS test application. In this context, the Ethernet gateway's full 400Gbps bandwidth can be demonstrated.





6 Conclusion

This document describes the Ethernet gateway testbed as defined in the latest project amendment. However, some additional modules have been used to improve debug capabilities and facilitate tests. The Demonstrator has been fully tested and its usage shows a functional BXiV3 gateway.

Removal of BXI to IP/Ethernet server gateway with the method described in D2.1 has been demonstrated. Consequently, we obtain the 10k euro cost reduction (corresponds approx. to BXIv2 Ethernet gateway server price) as targeted by KPI7.

Moreover, most of the D2.1 [1] concepts have been demonstrated with tests performed in chapters <u>3</u> and <u>5</u> This illustrates the BXIv3 capability to implement an efficient Modular Supercomputing architecture with 400 Gbps bandwidth, which is four times more than BXIv2, thus reaching KPI2. Another important gain is the latency decrease by eliminating the BXIv2 gateway server delay (approximately 100 μ s) which allows to have only a switch delay (inferior to 1 μ s) when we connect two BXI Fabrics as described in the modular supercomputing architecture.

Eviden plans to continue using this demonstrator to validate BXIv3 maturity progress beyond the RED-SEA project. One important next step-item is to demonstrate we approach the 400 Gbps bandwidth for the BXIv3 Ethernet gateway.





7 Acronyms and Abbreviations

Term	Definition			
ASIC	Application Specific Integrated Circuit			
CSR	Control and Status Register			
ETS	Ethernet Traffic Spy			
FEC	Forward Error Correction			
FPGA	Field Programmable Gate Array			
FIFO	First-In-First-Out buffer			
HAS	High level Architecture Specification			
HPC	High Performance Computing			
HIP	Hardware Intellectual Property (block)			
IP	Internet Protocol			
IP-Offload	Internet Protocol Offload			
JTAG	Joint Test Action Group			
MAC	Media Access Control			
MSA	Modular Supercomputing Architecture			
NIC	Network Interface Controller			
PCS	Physical Coding Sublayer			
PHY	Ethernet IP PHYsical layer which contains SerDes			
RTL	Register Transfer Level			
SW	Software: generally, it means the application or the driver executing on the host			

Table 2: Acronyms and Abbreviations





8 Bibliography

- [1] RED-SEA D2.1 High level Architecture Specification (HAS) of the Ethernet Gateway IP
- [2] Intel® Xeon® Platinum 8480+ Processor specification
- [3] REFLEX CES XpressSX AGI-FH400G Presentation of the Intel® Agilex™ board
- [4] Broadcom Tomahawk 5 / BCM78900 Series Overview